Engineered Emitters for Improved Silicon Photovoltaics by Kamat, Ronak A
Rochester Institute of Technology 
RIT Scholar Works 
Theses 
12-14-2016 
Engineered Emitters for Improved Silicon Photovoltaics 
Ronak A. Kamat 
rak2532@rit.edu 
Follow this and additional works at: https://scholarworks.rit.edu/theses 
Recommended Citation 
Kamat, Ronak A., "Engineered Emitters for Improved Silicon Photovoltaics" (2016). Thesis. Rochester 
Institute of Technology. Accessed from 
This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in 








Engineered Emitters for Improved Silicon Photovoltaics 
 
By 
Ronak A. Kamat 
 
A Thesis Submitted in Partial Fulfillment of the  
Requirements of the Degree of Master of Science in Electrical Engineering 
DEPARTMENT OF ELECTRICAL & MICROELECTRONIC ENGINEERING 




ROCHESTER INSTITUTE OF TECHNOLOGY 
ROCHESTER, NEW YORK 






Engineered Emitters for  
Improved Silicon Photovoltaics 
By 
Ronak A. Kamat 
A Thesis Submitted  
in Partial Fulfillment 
of the Requirements of the Degree of 




Professor ___________________________________ Date: __________________ 
Dr. Michael A. Jackson (Thesis Advisor) 
Professor ___________________________________ Date: __________________ 
Dr. Santosh K. Kurinec (Thesis Committee Member) 
Professor ___________________________________ Date: __________________ 
Dr. Robert E. Pearson (Thesis Committee Member) 
Professor ___________________________________ Date: __________________ 
Dr. Sohail A. Dianat (Head, Electrical and Microelectronic Engineering) 
 
DEPARTMENT OF ELECTRICAL & MICROELECTRONIC ENGINEERING 
KATE GLEASON COLLEGE OF ENGINEERING 
ROCHESTER INSTITUTE OF TECHNOLOGY 






I would first like to thank my thesis advisor Dr. Michael A. Jackson. The door to Dr. 
Jackson’s office was always open whenever I ran into a trouble spot or had a question about my 
research or writing. He consistently allowed this paper to be my own work, but steered me in the 
right the direction whenever he thought I needed it. I owe it to him for being the engineer that I 
am today. 
I would like to thank those who were instrumental in the success of this research project: 
Mr. Bruce Tolleson, Mr. John Nash and Mrs. Patricia Meller. Without their passionate participation 
and input, the experiments and fabrication could not have been successfully conducted. 
I would also like to acknowledge my thesis committee Dr Santosh Kurinec and Dr. Robert 
Pearson for their invaluable support and inputs throughout this project, and I am gratefully 
indebted to them for their valuable comments on this thesis.  
I must express my very profound gratitude to my parents and my friends for providing me 
with unfailing support and continuous encouragement throughout my years of study and through 
the process of researching and writing this thesis. This accomplishment would not have been 
possible without them.  
Finally, I dedicate this thesis to my grandparents, Late Shri Madhav Kamat and Smt. Rajani 




In 2014, installation of 5.3GW of new Photovoltaic (PV) systems occurred in the United 
States, raising the total installed capacity to 16.36GW. Strong growth is predicted for the domestic 
PV market with analysts reporting goals of 696GW by 2020. Conventional single crystalline 
silicon cells are the technology of choice, accounting for 90% of the installations in the global 
commercial market. Cells made of GaAs offer higher efficiencies, but at a substantially higher 
cost. Thin film technologies such as CIGS and CdTe compete favorably with multi-crystalline Si 
(u-Si), but at 20% efficiency, still lag the c-Si cell in performance. 
The c-Si cell can be fabricated to operate at approximately 25% efficiency, but 
commercially the efficiencies are in the 18-21% range, which is a direct result of cost trade-offs 
between process complexity and rapid throughput. With the current cost of c-Si cell modules at 
nearly $0.60/W. The technology is well below the historic metric of 1$/W for economic viability. 
The result is that more complex processes, once cost-prohibitive, may now be viable. An example 
is Panasonic’s HIT cell which operates in the 22-24% efficiency range. To facilitate research and 
development of novel PV materials and techniques, RIT has developed a basic solar cell fabrication 
process. Student projects prior to this work had produced cells with 12.8% efficiency using p type 
substrates. 
This thesis reports on recent work to improve cell efficiencies while simultaneously 
expanding the capability of the rapid prototyping process. In addition to the p-Si substrates, cells 
have been produced using n-Si substrates. The cell emitter, which is often done with a single 
diffusion or implant has been re-engineered using a dual implant of the same dose. This dual-
implanted emitter has been shown to lower contact resistance, increase Voc, and increase the 
efficiency. A p-Si substrate cell has been fabricated with an efficiency of 14.6% and n-Si substrate 
cell with a 13.5% efficiency. Further improvements could be made through the incorporation of a 
front-surface field, surface texturing and nitride ARC.  
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Developed in the 1950’s, photovoltaic devices are now becoming a viable alternative to 
fossil fuels for generation of electricity. Although relatively new in comparison to the established 
technologies, continued research and advancements made in the field are proving that solar cells 
are a definite solution to the impending energy problems we face.  
Figure 1.1 displays the growing consumption of fossil fuels in the world over the past 25 
years. The consumption of oil is up by 30%, coal by 70% and gas by 80%. These fuel sources are 
not only limited in supply but also contribute to emissions of greenhouse gases which severely 
impact the environment. 
 
Figure 1.1: Fossil fuel consumption and carbon dioxide (CO2) concentration in the air [1]  
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1.1 History and generations of photovoltaic devices. 
The first significant investment in the research on photovoltaics came from the space 
industry in the 1960s for satellite applications. The cost of manufacturing the solar cells was very 
high and the possibility of solar cells being an alternate source of energy was not feasible. The 
interest in this technology grew significantly during the oil crisis of 1970s. Advances in the 
manufacture of silicon integrated circuits helped reduce cost. The results were moderately efficient 
solar cells finding application in devices like watches and calculators. Most importantly these solar 
cells were advantageous to the generation of power in remote areas and boosted the enhancement 
of terrestrial photovoltaics. From the 1980s to the 1990s, the efficiency of the silicon based solar 
cells achieved the 20% mark. The latter 1990s saw a growth rate of terrestrial solar cells of 38% 
and were recognized as a consistent source of renewable energy and a means for a solution to 
reduce the impact of the damage done by the conventional sources. Figure 1.2 shows the trend of 
efficiency of silicon solar cells from 1940s to early 2000s. [2] 
 
 




Solar cells are classified into first, second and third generation cells. The first-generation 
cells are made of crystalline silicon or GaAs. For terrestrial applications, the Si based cells are 
commercially dominant and use mono-crystalline or poly-crystalline silicon. They are also referred 
to as traditional or wafer-based cells. The Second-generation cells are thin film solar cells that 
incorporate Cadmium Telluride (CdTe), amorphous silicon (a-Si) or Copper Indium Gallium 
Selenide cells (CIGS). Applications of these cells are commercially significant in the case of 
utility-scale photovoltaic power stations and integrated photovoltaics as well as in small stand-
alone power systems. The third generation of solar cells involves the use of multiple heterojunction 
on stacked cells, concentrator systems as well as other inorganic and organic materials. This 
research is relatively new and is an upcoming field for photovoltaics [3]. Figure 1.3 shows the 
percentage of each different technology of solar cells as a function of time. 
 
  






















1.2 Cost and Evolution of PV Technology. 
Figure 1.4 is a modified version of the generations of solar cells and their cost trends as 
mapped by Martin Green in 2001 [5]. It indicates that the first generation of cells, once considered 
too expensive have slowly repositioned themselves, eclipsing the second-generation cells. With 
conversion cost, close to approximately $0.60/W, this advancement has been an initiative for a 
multitude of researchers across the world to revisit silicon solar cell manufacturing methods. 
Alternative methods of fabrication, once considered costly may now be viable. Although modern 
techniques and managing the tradeoffs incur a certain amount of expense, the returns may lead to 
higher efficiencies and reduce the energy payback time. 
 
 





Like Moore’s observation that number of transistors in an IC doubles every two years, 
Richard Swanson observed that cost of PV modules drops by 20% for every doubling of PV 
shipment volume. At present rates, the prices have halved almost every 10 years. This has come to 
be known as Swanson’s Law. Figure 1.5 shows the drop in the cost of crystalline silicon solar cells 
by 10% every year. Figure 1.6 shows the decline is seen from $76.67 per watt in 1977 to $0.36 per 
watt in 2014 [3]. 
 
Figure 1.5: Swanson’s Law [3] 
 




1.3 Current Research in Photovoltaics 
One of the most significant developments in this field has been the fabrication of 22.5% 
efficient nPERT (N type Passivated Emitter Rear Totally-diffused) silicon solar cells demonstrated 
by the Nanoelectronics research center IMEC and Crystal Solar as shown in Figure 6. The 
techniques used in its manufacture include 6 inch monocrystalline, epitaxially-grown, kerfless, 
160-180 μm thick wafers using the in-situ growth of high quality p-n junctions and built-in rear 
p+ emitter.  
The research has proven to produce the highest noted efficiency by homojunction silicon 
solar cells.  The reported Voc was 700mV with passivation using Al2O3 and Ni/Cu plated contacts 
[6]. Although the techniques used in the manufacturing of nPERT solar cells are comparatively 
expensive and sophisticated, it presents an interesting opportunity for delving into the potential for 
n type substrates as opposed to the widely-used p type substrates. Historically, many of these 
techniques would have been cost-prohibitive, but with prices at nearly $0.60/W, the feasibility 
should be re-evaluated. Figure 1.7 shows the cross-section of the nPERT cell. 
 
 




1.4 Solar cell manufacturing and motivation 
The silicon photovoltaic industry is characterized by important factors of low cost of 
production and the increased ability of energy conversion or efficiency of the manufactured cells.  
Various techniques have been deployed in the PV industry to improve the quality of “solar 
grade” silicon. The Siemens method of distillation of trichlorosilane as catalyst for growing 
polycrystalline silicon on the surface of silicon rods was replaced by the Fluidized Bed Reactor 
(FBR) process which includes a cone shape vessel that fluidizes crystalline silicon particles and is 
suspended by upward-flowing hydrogen. It effectively reduces the overall cost of the process to 
produce poly-silicon [8]. 
Another technique making a significant mark is kerfless wafering. Two methods such as 
Edge defined film fed growth (EFG) and string ribbon technology are eliminating the use of the 
wire saw technology by producing 180-300 μm thick and 100 μm wide wafers. The wafers 
produced per unit volume are significantly higher than the formerly used common technology of 
sawing wafers. The drawback of this method is the cost of manufacturing which does not 
effectively challenge the ingot based technology [9].  
1366 Technologies use a one-step direct wafer process to manufacture kerfless silicon 
wafers [10]. The wafers produced are in-situ doped, and cells fabricated with these wafers show 
efficiencies comparable with those of poly-crystalline substrates. Other developments include 
ultra-thin silicon ribbons with absorbing substrate layers which are 5-50 microns thick made by 
methods like heteroepitaxial growth with liftoff, thermal recrystallization after a-Si deposition and 






A key aspect of manufacturing solar cells is the contact metallization. The design of 
contacts takes into consideration the reduction of resistance from busbars and fingers and the 
overall losses associated with contact metals. These losses can be summarized as top and back 
contact resistance, emitter loses and shading losses. Metals most widely used are a stack of 
Ti/Pd/Ag or Ni/Cu which specifically offer low contact resistance and offer high sheet 
conductance. The adhesion, bondability and cost-effectiveness of these metals is also a key factor 
to make them an apt choice for a variety of solar cells types.  
Lastly, the efficiency of a solar cell is also greatly affected by optical losses due to reflection 
of light from the front surface of the solar cell. This is reduced by covering the surface with an 
anti-reflection coating or ARC. For silicon solar cells, single layer ARCs or double layer ARCs are 
used. Techniques used to deposit these coatings are chemical vapor deposition (CVD), spray, spin-
on or screen printing. Plasma enhanced CVD or PECVD is also used which offers better uniformity 
and has a better control over thickness on textured surfaces.  
This work encompasses improving the contact resistance of solar cells by engineering the 
emitter doping profiles in n-type and p-type silicon substrates. Chapter 2 presents the effective 
working of solar cells and the theoretical considerations with respect to electrical properties. 
Chapter 3 will elaborate the fabrication method. Chapter 4 discusses the process parameters and 
simulations. Chapter 5 reports the results and analysis across the various experiments. Initial 
findings from the realization of black silicon or texturing by reactive ion etching, and its viability 
for solar cell fabrication is presented. Chapter 6 discusses the conclusions from this work and 






Overview and Physics of Solar Cells 
The fundamental concept of photovoltaics (PV) is the conversion of light to electricity. 
This is achieved most efficiently by two terminal p-n junction devices called photo or solar cells. 
Effectively, light enters the photovoltaic cell and the energy from the light is imparted to the 
electrons, exciting them from their current energy level. This results in free carriers, which if 
drifting in the electric field existing within the cell, creates a current through the circuit as shown 
in Figure 2.1 [12]. 
The p-n junction of the solar cells is formed by “doping” the semiconductor. “Dopants” are 
chemical elements like boron or phosphorous which substitute for silicon atoms in the lattice, 
ionize, and create an excess (n-Si) or a deficiency (p-Si) of free electrons in the semiconductor 
material. Because the ions are separated from each other, and electric field is created which gives 
rise to a built-in voltage and a current [13]. 
 
 
Figure 2.1: Cross-Section of a Solar Cell [14] 
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2.1 Solar Irradiance, Atmosphere and Air Mass 
The sun generates approximately 6.33x107 W/m2 of energy at its surface. The rays of the 
sun are subject to scattering and spreading as they travel through space, becoming less intense. 
This spreading of intensity makes it reasonable to state that the rays are almost parallel as they 
approach the earth’s atmosphere as shown in Figure 2.2. Irradiance or insolation is the intensity of 
solar radiation incident on a surface, such as the earth. 
 
Figure 2.2: The Sunrays incident on the Earth [15] 
 
The total solar spectrum consists of ultra violet rays, visible light and infrared rays. Table 
2.1 summarizes the subdivisions of UV and the distribution of the Solar Spectrum. The distance 




𝑣𝑒𝑟𝑡𝑖𝑐𝑎𝑙 𝑑𝑒𝑝𝑡ℎ 𝑜𝑓 𝑡ℎ𝑒 𝑎𝑡𝑚𝑜𝑠𝑝ℎ𝑒𝑟𝑒
 














) cos 𝜃𝑧   
where R is the radius of the Earth, H is the thickness of atmosphere, θZ is the zenith angle. 










Table 2.1: UV and Extraterrestrial Radiation [15]. 
Ultra violet radiation. Extraterrestrial Solar Radiation 
UV Wavelength Effect Spectrum Wavelength % 
UV-A 320-400 nm 
Not harmful in normal 




200-400 nm 8.7% 
UV-B 290-320 nm Tanning, can burn. Visible 400-700 nm 38.3% 
UV-C 230-290 nm 
Causes skin cancer. 
 
Near IR 700-3500nm 51.7% 
 
Figure 2.3 shows solar radiation as a factor of wavelength. Outside the Earth’s atmosphere, 
AM = 0. The zenith angle is θZ = 60° for overhead sunlight therefore AM = 2. AM is normally 
taken to be an average of 1.5 for a clear sunny day and to account for attenuation due to dust 
particles, scattering of light and absorption of light due to gases. This AM value is therefore used 
for the calibration of terrestrial solar cells [15]. For AM 1.5, the incident power is 1000W/m2. 
 
Figure 2.3: Air Mass Spectrum [15] 
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2.2 Carrier Generation 
Generation of charge carriers due to the absorption of photons is the basis of the PV effect. 
An electron is excited into the conduction band when a photon is absorbed provided the energy of 
the photon is equal to or greater than the band gap of the semiconductor material. This causes the 
generation electron hole pairs. Light incident on a material, is not always absorbed. It may be either 
reflected or transmitted through the material.  
2.2.1 Absorption in semiconductors 
Transmission and reflection are severe losses as the incident photons that do not transfer 
energy, do not generate power that contributes to the conversion efficiency of the solar cell. The 
key factor remains that the energy of the absorbed photon should be higher than the band gap of 
the material. This leads to material properties of the substrates used for solar cell manufacturing 
and their absorption coefficients being important to the overall design and production. Materials 
having high absorption coefficients have a higher affinity of absorbing photons in Figure 2.4. 
 
Figure 2.4: Absorption vs wavelength [2] 
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Figure 2.4 shows the absorption coefficients are a function of the wavelength of light and 
not constants. The absorption of photons with energy almost equal to that of the band gap is 
relatively low as only the electrons close to the valence band edge are successfully excited into the 
conduction band [2].   
In comparison, photons with higher energies have the capability of interacting with the 
electrons which are not only at the edge of the valence band thus increasing the probability of the 
photon being absorbed. Photons with high energies have short wavelengths. The higher energy 
photons (blue light) tend to be closer to the surface and are known to have a short absorption depth. 
The lower energy photons (red light) penetrated deeper in the substrate and are known to have a 
higher absorption depth. This phenomenon affects the design of the solar cell in terms of ideal 
substrate thickness and depth of the pn junction from the surface. 
The intensity of the incident light on a solar cell is defined as,  
𝐼 = 𝐼0𝑒
−𝑎𝑥 
where α is the absorption coefficient (cm-1), x is the distance into the substrate and I0 is the 
intensity of incident light. The number of electrons generated in the cell by the virtue of absorption 
is called the generation rate.  Differentiating this equation with respect to the depth into the material 










2.2.2 Anti-Reflective Coating (ARC) 
Anti-Reflective Coatings are an integral part of the working of a solar cell with good 
efficiency. It is a dielectric material with thickness chosen such that the reflected light from the 
substrate destructively interferes with the light reflected off the film-air interface [2]. In the 
absence of an ARC, silicon transmits only 70% of IR and 50% UV of the incident sunlight into the 
cell. 
For a single layer, anti-reflective coating (SLAR) to produce low reflection, two conditions 
are required to be satisfied. First the optical path length (OPL),  𝑛1𝑑1, should be 
𝜆0
4
.  Also, 𝑛1 
should be √𝑛0𝑛𝑆 where, d1 is the thickness of the ARC, λ0 is the free space wavelength, n1 is the 
refractive index of the ARC, nS is the refractive index of the semiconductor and n0 is the refractive 
index of the surrounding material, usually air. An example is shown in Figure 2.5. 
Commonly used materials used for modern solar cell anti-reflective coatings are SiO, SiO2, 
Si3N4, TiO2, Al2O3, SiO2–TiO2 and ZnS [20]. 
 
  





Recombination is the process of relaxation of the electron from the conduction band to a 
lower energy state in the valence band. Radiative recombination, Shockley-Read-Hall 
recombination [16] and Auger recombination [17] [18] are three types of this process. 
Recombination affects the overall carrier lifetime in the substrate and therefore the solar cell. 
Silicon cells are mostly prone to the effect of Auger and SRH recombination. Figure 2.6 displays 
the effect of the types of recombination. 
 
Figure 2.6: Recombination processes [19] 
Radiative Recombination involves the combination of the electron in the conduction band 
with the hole in the valence band to release a photon with an energy like the band gap of the 
semiconductor. SRH recombination is a two-part process which involves a carrier being trapped 
in the forbidden region due to intentional or unintentional defects such as doping. If the thermal 
re-emission of an electron is preceded by a carrier moving up to the same energy, the electron 
recombines. Auger recombination includes the process of transfer of energy to another carrier 
which descends to the edge of the conduction band in the event of recombination instead of the 




2.2.4 Back Surface Field (BSF) 
A back-surface field is a higher doped region at the back surface of the solar cell used to 
reflect the minority charge carriers into the bulk and avoid recombination. Recombination at the 
rear surface greatly influences the open circuit voltage and short circuit current of the cells. 
The boundary of the high and low doped regions at the rear surface, effectively acts like a 
p-n junction diode forming an electric field which behaves like a barrier to the flow of minority 
carriers to the back surface. Thus, the concentration of minority carriers is kept high in the bulk. 
This phenomenon of the minority carriers being reflected into the bulk is represented in 
Figure 2.7. The minority carriers reflected towards the depletion region add to the photo-current if 
they can reach the built-in electric field of the junction.  
Therefore, the BSF improves the open circuit voltage (Vov) and short circuit current (Isc) as 
well as creates a better ohmic contact which reduces contact resistance. Passivating the rear surface 
has shown to further improve cell performance. 
 
 





2.3 Diode Current Theory 









 (𝑝(𝑥) − 𝑛(𝑥) − 𝑁𝐴
− + 𝑁𝐷
− ) 
where ℇ is the electric field measured in V/cm, ρ is the charge density and ɛ is the permittivity, p 
is the hole density, n is the electron density, NA is the acceptor atom density, and ND is the donor 
atom density. 
In a p-n junction, the total current consists of drift and diffusion components, one each for 
electrons and holes. The electric field in the depletion region generates drift current and the 
concentration gradient generated diffusion current. Equations 2.3.2 and 2.3.3 show these currents. 








where, Jn is the electron current density, μn is the electron mobility and Dn is the electron diffusivity, 
q is the electronic charge and ℇ is the electric field [2].  Similarly, Jp is the hole current density, μp 
is the hole mobility and Dp is the hole diffusivity. The derivation for ideal diode and diode under 
illumination is covered in Reference 22. 
The ideal diode current equation is given by  
𝐼 = 𝐼0 (𝑒
𝑞𝑉
𝑘𝑇 − 1) 









where, 𝐿𝑝 = √𝐷𝑝 𝜏𝑝 , and   𝐿𝑛 = √𝐷𝑛 𝜏𝑛 are the minority carrier diffusion lengths, and τp and τn 









Under illumination, electron-hole pairs are created in the semiconductor if the energy of 
the photons is higher than that of the semiconductor bandgap. The collected minority carriers 
generate the photo-current or IL. Often energy levels are created within the bandgap of the 
semiconductor due to impurities in the substrate known as traps which enhances recombination. 
The SRH model considers probability of the presence of electrons in these energy levels. [22] 
A current density factor arises due to any generation or recombination in the space charge 






2𝑘𝑇 − 1) 
where, 𝜏𝑑𝑒𝑝 is the average minority carrier lifetime in depletion region and W is the depletion later 
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 which is the leakage current due to generation and recombination. Figure 2.8 
depicts the two main current contributions in a diode, quasi neutral region recombination and 
depletion region generation/recombination. 
 





A logarithmic plot of current vs voltage showcases the different elements of current. The 
I-V plot is segregated by two regions with different ideality factors. At higher voltages, the value 
of n ≈ 1 and at lower voltages n ≈ 2. These I-V plots are presented in Chapter 5.  
The total diode current in the dark is,  
𝐼𝑑𝑖𝑜𝑑𝑒 = 𝐼0 (𝑒
𝑞𝑉
𝑘𝑇 − 1) +  𝐼02 (𝑒
𝑞𝑉
2𝑘𝑇 − 1)  
Total current when the diode is illuminated is given by, 
𝐼𝑇𝑂𝑇 =  𝐼0 (𝑒
𝑞𝑉
𝑘𝑇 − 1) +  𝐼02 (𝑒
𝑞𝑉
2𝑘𝑇 − 1) − 𝐼𝐿 
 The photo-generated current (IL) is a complex function of reflection, photon absorption, 
grid design, and base width compared to diffusion. Since this work did not focus on many of these 
factors, the detailed equation is presented in Figure 2.9 for completeness. 
 






 Real solar cells often do not perform at their theoretical level. Parasitics, such as series 
resistance (RSer) and shunt resistance (RSh) may compromise efficiency. The RSer may arise for 
resistance in the metal/semiconductor contact as well as the grid fingers and busbar. The RSh may 
arise from the conductive paths across the junction. Their impact is shown in the solar cell 
equivalent circuit in Figure 2.10 and Equation 2.3.10 
 
Figure 2.10: Equivalent circuit of a solar cell. 
Equation 2.3.9 is re-written using Figure 2.10 which is a two diode, equivalent circuit of a 
solar cell. This considers the series and shunt resistance of various components and leakage paths.  
𝐼𝐿 =  IR/G − 𝐼0 [exp (
𝑞(𝑉𝐿 + 𝐼𝐿𝑅𝑆𝑒𝑟)
𝑛1𝑘𝑇
) − 1] − 𝐼02 [exp (
𝑞(𝑉𝐿 + 𝐼𝐿𝑅𝑆𝑒𝑟)
𝑛2𝑘𝑇





where, 𝑛1 and 𝑛2 are diode ideality factors.  
 
2.4 Solar Cell Output parameters 
Parameters used to conduct a qualitative analysis of the fabricated solar cells under 
illumination are Open Circuit Voltage (Voc), Short Circuit Current (Isc), Efficiency (η), Quantum 






Figure 2.11: Output parameters of a Solar Cell [23] 
2.4.1 Open Circuit Voltage  
At zero current, open circuit voltage (Voc) is the maximum voltage in the solar cell as shown 









where IL is the illuminated current and I0 is the dark saturation current. Therefore, Voc is a factor 
of the ratio of photo current and saturation current. Factors affecting these currents directly impact 
its magnitude. The maximum reported Voc is 730 mV under the AM 1.5 spectrum [21]. 
2.4.2 Short Circuit Current 
Current through a solar cell when the applied voltage is zero is called as short circuit current 
or ISC as shown in Figure 2.11. It is effectively the current generated due to the carriers generated 
by illumination and is the maximum current that can be output by the device. The short circuit 
current is affected by the intensity of light or in this case the spectrum (AM 1.5). Other significant 
factors include the absorption and reflection of the cells and the lifetime of minority carriers in the 
bulk of the device [23]. The maximum achievable JSC is 46 mA/cm




2.4.3 Solar Cell Efficiency 
Solar cell efficiency is the ratio of the energy extracted from the solar cell to the incident 
energy from the sun or the solar spectrum simulator. It is dependent on the spectrum of light, the 
ambient temperature and the intensity of the incident light. The maximum output power is defined 
by, 
𝑃𝑚𝑎𝑥 = 𝑉𝑂𝐶𝐼𝑆𝐶𝐹𝐹 
where, Voc is the open circuit voltage, Isc is the short circuit current and FF is the fill factor. 





As described by the AM1.5 spectrum, the incident light has an irradiance of Pin = 1000 W/m
2 
2.4.4 Fill Factor 
The Fill Factor measures the ‘squareness’ of the I-V response of the solar cells. The general 
method to calculate the Fill Factor (FF), is the ratio of the product of the maximum power (Pmax = 





 The subscript “MP” represents the maximum power point which is the point of the J-V 
characteristics where the cell has maximum output power. 
But this equation does not produce a simple form equation. Therefore, the empirical 
method of representing FF is written as a function of the open circuit voltage as,  
𝐹𝐹 =  
𝑣𝑜𝑐 − ln(𝑣𝑜𝑐 + 0.72)
𝑣𝑜𝑐 + 1
 















Fig 2.12: The FF as a function of Voc 
2.4.5 Quantum Efficiency 
The amount of current generated by the solar cell from the irradiance by photons of specific 
wavelengths is called the Quantum efficiency and is shown in Figure 2.13. [2] 
 













Fill Factor as a function of Voc
n=1 n=1.15 n=1.5 n=2
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The ratio of the number of collected carriers to the number of photons of a specific energy incident 
on the cell is called the External Quantum Efficiency (EQE), and the ratio of the number of 
collected carriers to the number of photons of a specific energy that are absorbed from the incident 
photons on the cell is called the Internal Quantum Efficiency (IQE). Figure 2.14 illustrates the 
differences in EQE and IQE and the dependence on reflection [25]. 
 
Figure 2.14: Internal and External Quantum Efficiency [25] 
2.5 Contact Resistance and Transmission Line Measurements (TLM) 
Series resistance is detrimental to the losses associated with the solar cell as it reduces the 
fill factor of the cells. Low resistance ohmic contacts are of extreme importance to PV devices. 
Contact resistance refers to the resistance associated with the metal/semiconductor barrier. The 
magnitude of this contact resistance depends on dopant type, contact material and doping 
concentration near the semiconductor surface.  
Ideally, the emitter should have a high surface concentration, but high doping at the surface 
causes the minimization of the mobility and affects carrier collection. This phenomenon adversely 
affects the shorter wavelength or “blue” response of the cell. Series resistance (RSER) is a sum of 









where, RS is the sheet resistance, L and W are the length and width of the resistor, respectively.  
Contact resistance can be experimentally determined test structures. Figure 2.14 shows the 
transmission line structure designed for varying lengths of resistors where the lengths are L1, L2, 
L3 and L4. 
 
 
Figure 2.15: Transmission Line Measurement Structure [26] 
 
 
The resistance between the pads is measured, and plotted vs the length of the resistors as shown in 
Figure 2.16. Extrapolation yields RC and LT, which are dependent on sheet resistance and contact 
resistivity as shown in Equation 2.5.3. 
2RC =  2𝑅𝑠
𝐿𝑇
𝑊














Figure 2.16: Resistance vs Resistor Length plot [26] 
 
The term LT or transfer length, is an important phenomenon which is the average distance 
that an electron or hole travels in the semiconductor beneath the contact before it flows up into the 
contact as shown in Figure 2.17 (a). Area for the current flow into the contact is shown in Figure 
2.17 (b). 
 
                     
Figure 2.17: (a) Transfer length LT, (b) Area for the current flow [26] 
The figure of merit for ohmic contacts is contact resistivity ρC which is given by, 







2.6 Surface Texturing 
In addition to anti-reflective coatings, an effective method of decreasing reflection and 
improving light trapping is surface texturing. This is a complimentary technique with ARCs [27]. 
Mono-crystalline silicon with anisotropic texturing solutions, forms a pyramid topography which 
is an effective means to reduce the reflectivity of solar cells. The surface of mono-crystalline 
(100) silicon etches in a [111] plane with an angle of 54.7° to the surface [28]. Reflected light is 
redirected into a neighboring pyramid. Commercial silicon solar cells have a patterned or 
randomly textured surface to increase the light trapping abilities of the cells as shown in Figure 
2.18 (a). A lithographic process can be used as shown in Figure 2.18 (b) to create a defined 
pyramid topography for reduced reflection at higher cost. 
Surface texturing has been attempted by several methods such as laser-structuring, 
mechanical diamond saw cutting, porous-Si etching and mask-less RIE etching which results in 
so-called 'Black silicon' as shown in Figure 2.18 (c) [27]. Preliminary results on a RIE based 
black Si etch are presented in Chapter 5. 
 
       
Figure 2.18: Chemical Texturing of Silicon (a) Random (b) Patterned [2]  
(c) 3500x SEM image of Reactive Ion Etching of Silicon [27] 
 
  




Solar Cell Process Flow 
As discussed in Chapter 2, silicon solar cells are photosensitive diodes which consist of a 
pn-junction where the current is a function of the transport of carriers created from the incident 
light. Figure 3.1 shows the cross-section of the solar cell fabricated at RIT by the rapid prototyping 
process developed to improve the response and reduce the cost of manufacturing of the device [21] 
[22]. 
 
Figure 3.1: Cross-section of a solar cell 
The figure displays a p-Si substrate with an n type emitter. Upon incident light, the 
electrons leave the emitter and move through the load and recombine with the holes at the back 
contact. The cell parameters affecting the current flow include junction depth and surface 
concentration of the emitter, quantum efficiency, resistivity of the substrate, optical properties and 
thickness of the anti-reflective coating, the species and thickness employed for ohmic contacts and 
contact resistance. This chapter will focus on the step-wise fabrication process of the solar cells 
with the proposed experiments and their respective modifications. 
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3.1 Turn-Key Solar Cells Process 
The general process for rapid prototyping of silicon solar cells developed at RIT is as follows: 
3.1.1 Substrate Preparation 
Standard device grade 100 mm mono-crystalline silicon wafers are used as substrates. The 
wafers are tested for resistivity by a 4-point probe. Both n-Si and p-Si wafers are chosen within a 
resistivity range between 1-15 Ωcm. While resistivity ρ ~ 1 Ωcm is preferred, wafer cost is lower 
for wider range of values. The wafers are cleaned using the Radio Corporation of America (RCA) 
clean which removes metallic and/or organic contaminants from the wafers. It also removes any 
native oxide with the use of dilute HF. 
3.1.2 Oxide Growth and Back Surface Field (BSF) Implant 
The wafers are then loaded into a furnace with a steam ambient at 1000°C for 58 minutes 
to grow a 350nm thick oxide for field oxide. This step is followed with a spin coat of HPR 504 
photoresist. The photoresist does not go through any patterning but is hard baked to protect the 
front when cleaning the back for a BSF implant. The wafer is immersed in a 5.2:1 BOE bath for 7 
minutes to remove the oxide from the back surface of the wafer. The back surface of the wafer is 
then implanted with a high energy and high dose of the same species of the doping as that of the 
wafer. The dopant species used are B11 for Boron and P31 for phosphorous. The dose implanted is 
1 x 1016 cm-2 with an energy of 65 KeV as shown in Figure 3.2. This step is skipped if no BSF is 
used. 
 
Figure 3.2: Oxide growth and Back Surface Field Implant 
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3.1.3 Level 1 Lithography for Implanting Emitter Regions 
Level 1 lithography begins with baking the wafers at 150°C for one minute to remove 
moisture from the surface. The wafers are coated with HMDS (Hexamethyldisilazane) and baked 
for one minute at 150°C. This process enhances the adhesion of the photoresist to the oxide. HPR 
504 positive photo resist is coated and baked for one minute at 110°C. Accounting for the coating 
of the resist as optimized by previous research, the dose is maintained at 250 mJ/cm2 [21] [22].  
The exposure time is calculated from the dose of the resist and the intensity of the lamps 
for the emitter regions. Contact lithography is used as the ratio of the features to the mask is 1:1. 
A Post Exposure Bake (PEB) is carried out at 110°C for one minute to eliminate standing wave 
effects and to dissolve the carboxylic acid formed during exposure from the PAC (Photo-Active 
Compound). The wafers are developed in CD-26 developer or Tetramethylammonium Hydroxide. 
A Post Develop Bake (PDB) is carried out for a minute at 100°C. The oxide is dry etched by RIE 
to preserve the back oxide (for cells without BSF). The remaining 600Å oxide is BOE etched to 
bare silicon.  
Ion implantation for the emitter regions is done after level 1 lithography. Dual implant 
profiles were investigated to achieve high surface concentration and obtain adequate junction 
depth. The current for implantation is maintained below 100 µA to avoid damage to the resist. The 
implant species is opposite to that of the substrate doping, an example being phosphorous is 
implanted in p-Si as shown in Figure 3.3. The specifics are discussed in the Chapter 4. 
 
 




3.1.4 Single Step for Diffusion and ARC and Lithography Level 2 
 
After Ion Implantation, the dopant-rich photoresist is ashed and the wafers are RCA 
cleaned. A furnace recipe was devised for diffusing the implanted dopant to obtain adequate 
junction depth, diffuse the back-surface field implant, grow a 95nm oxide ARC [21] [22] and 
passivate the surface to recrystallize the implant damage. The ARC oxide growth recipe varies 
with respect to the species, its dose, and the base doping of the substrate due to dopant segregation 
and its influence on oxide growth rate (Appendix A). Activation of the dopant for 60 minutes and 
surface passivation for 160 minutes in a Nitrogen ambient is common to all wafers at 900°C to 
obtain an approximately 0.7 µm junction depth. 
Level 2 of lithography is for contact grids of the solar cells. The process is similar to 
lithography level 1 expect the photo resist used is Lift-Off resist AZ-1518 with the same exposure 
dose as that of HPR 504. Alignment marks are used to manually align the contact grids in the active 
areas by contact alignment. The time and temperatures for de-hydration bake, post HMDS bake, 
pre-and post-exposure bakes remain the same as lithography level 1. The oxide is etched in BOE 
after lithography to expose the contact area and clean the backs for the back-contact metal. The 
cross-section is shown in Figure 3.4. 
 
 





3.1.5 Contact Metal Deposition 
 
Metal deposition and the general process becomes specific to the type of substrate since 
aluminum is deposited to the p region and a stack of titanium-aluminum (Ti/Al) is deposited on 
the n region of the respective diodes. Therefore, for a p-Si substrate, the aluminum is deposited on 
the back of the wafers and for n-Si substrate, is deposited for the grids or the front surface of the 
wafer. The aluminum is sputtered at 2000 W for 20 minutes with the wafers rotating over the target 
to achieve a 9000Å thick film.  The chamber is pumped down to a base pressure of 6 x 10-7 mTorr 
with a sputter pressure of 6 mTorr of argon. Wafers with aluminum on the back surface undergo 
Lithography Level 2 after the aluminum is sintered in forming gas (H2/N2) for 15 minutes at 450°C 
for good ohmic contacts. Wafers withaAluminum on the front undergo a lift-off process in acetone 
for 30 minutes before getting sintered.  
For the front grids of p-Si wafers and the back contact of the n-Si wafers, titanium is 
deposited at 800 W for 10 minutes followed by aluminum at 2000 W for 20 minutes with 6 mTorr 
of argon to give 500-600Å of titanium and 2000Å of aluminum. The Ti/Al provides lower contact 
resistance and good surface passivation. This is discussed in detail in the following chapters. The 
wafers are washed with acetone and isopropyl alcohol to remove any residual resist followed with 




Figure 3.5: Final Solar Cell Cross-section 
33 
 
3.2 Solar Cell Layout 
Figure 3.6 shows the finished solar cells with different areas across the wafer. The labeling of the 
cells is maintained as 1-8 across all wafers for convenient comparison. Cells labeled 1 and 2 have 
dimensions 2.25 cm2 but have a difference in shading for the same number of fingers, cells 3 and 
6 are 1.5625 cm2 and are identical, cells 4 and 5 are 4 cm2 with different number of fingers and 
shading, cell 7 is 6.25 cm2 and cell 8 is 9 cm2.  
 
Figure 3.6: Mask Design and Layout 
Table 3.1 summarizes the dimensions and shadowing based on the labels shown in Figure 3.6.  
Table 3.1: Shading, Area and Number of Fingers of Fabricated Cells 
Cell 
Number 






1 7 2.25 8.18 
2 7 2.25 9.94 
3 5 1.5625 8.18 
4 8 4 6.11 
5 9 4 6.92 
6 5 1.5625 8.18 
7 11 6.25 6.88 
8 13 9 9.05 
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3.3 Simulated and Improvised Process Parameters 
This study was focused on implementing and optimizing a dual ion implantation for emitter 
regions and its implication on the resultant junction depth, surface concentration, sheet resistance, 
contact resistance, effective response the spectrum of light based on absorption of photons and 
generation of carriers and on the overall efficiency of the solar cells. A Back-Surface Field was 
included in a fabrication with the best emitter profiles.  
Figures 3.7 and 3.8 show an example of simulations carried out using Silvaco’s tool 
ATHENA. Single and Dual Emitter profiles are compared with respect to dose, energy and species 
of dopant in differently doped silicon substrates. A comparison of the drive-in profiles shows that 
the dual implant has a slightly higher Cs, but the concentration drops off sooner which will help 
maintain the mobility in the emitter and aid in improvement of the blue response.  
   
Figure 3.7: Single implant profiles 
   





This chapter discusses in detail the various experiments performed for this thesis. The 
feasibility for each experiment and its unique modifications were simulated using Silvaco’s tool 
ATHENA. The parameters of interest for every simulation were sheet resistance (RS), surface 
concentration (CS), junction depth (xj) and time required for ARC growth (t) based on dopant 
segregation. Two parameters that were held constant in all experiments as suggested by previous 
research [21] [22]. The dopant activation time of 60 minutes and surface passivation time of 160 
minutes, both in a nitrogen ambient at 900°C [21] [22]. The desired junction depth was 
approximately 0.7 microns for adequate absorption of light in the bulk.  
4.1 Simulations for Single Implant Emitter Regions. 
The benchmark parameters used for implanting the emitter regions were set at an implant 
energy of 55 KeV and a dose of 2 x 1015 cm-2 for phosphorous dopant. Since n-Si solar cells were 
not successfully implemented by previous students, the dose was kept the same and the energy 
was varied to achieve the aforementioned parameters. 
4.1.1 Experiment 1 
Figure 4.1 shows the simulated Boron (B11) profiles after drive-in which shows the effect 
of the different energy should result in a 0.15 µm difference in the junction depth. Similarly, Figure 
4.2 shows the final drive-in profile for phosphorous (P31). Table 4.1 summarizes the chosen 
parameters for Experiment 1. This experiment was aimed at implementing n-Si solar cells as well 
as replicating the p-Si cells from previous research. Four wafers were used for this experiment, 



















n-Si 2 x 1015 35 81.85 3.59 x 1019 0.624 38 
p-Si 2 x 1015 55 48.96 7.74 x 1019 0.65 17 
 
 
Figure 4.1: Single implant profile for boron with varying energy 
 
Figure 4.2: Single implant profile for phosphorous with varying energy 
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4.2 Dual Implant Emitter Engineering 
The feasibility of a dual implanted emitter region, to increase the surface concentration to 
reduce contact resistance without compromising the junction depth of the emitter was simulated. 
The hypothesis was that, half the dose at a low energy to increase surface concentration and half 
the dose at high energy to obtain a desired junction depth, may improve cell response to blue light 
by reducing emitter doping and improving mobility. A preliminary range of net dose varying 
between 2x1015/cm2 to 1x1016/cm2 was chosen. Tables 4.2 and 4.3 summarize the combinations 
simulated for implanting boron and phosphorous in n-Si and p-Si, respectively.  
Table 4.2: Dual Implant Simulation Combinations for Boron Implant in n-Si 












 Xj  
(µm) 
1 2 X 1015 
1 X 1015 35 
70.65 3.19 X 1019 0.62 
1 X 1015 55 
2 3 X 1015 
2 X 1015 35 
53.48 4.56 X 1019 0.74 
1 X 1015 55 
3 4 X 1015 
2 X 1015 55 
39.6 6.04 X 1019 0.76 
2 X 1015 35 
4 5 X 1015 
1 X 1015 55 
33.65 9.23 X 1019 0.75 
4 X 1015 35 
5 6 X 1015 
2 X 1015 55 
30.13 1.03 X 1020 0.76 
4 X 1015 35 
6 6 X 1015 
4 X 1015 55 
28.4 9.21 X 1019 0.78 
2 X 1015 35 
7 7 X 1015 
2 X 1015 55 
29.23 1.2 X 1020 0.76 
5 X 1015 35 
8 8 X 1015 
3 X 1015 55 
27.8 1.28 X 1020 0.78 
5 X 1015 35 
9 9 X 1015 
3 X 1015 55 
27.5 1.4 X 1020 0.78 
6 X 1015 35 
10 1 X 1016 
6 X 1015 55 
26.2 1.37 X 1020 0.79 
4 X 1015 35 
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Table 4.3: Dual Implant Simulation Combinations for Phosphorous Implant in p-Si 












 Xj  
(µm) 
1 2 x 1015 
1 x 1015 55 
52.86 7.21 x 1019 0.65 
1 x 1015 35 
2 3 x 1015 
2 x 1015 55 
38.57 9.05 x 1019 0.68 
1 x 1015 35 
3 4.5 x 1015 
3.5 x 1015 55 
29.19 1.08 x 1020 0.71 
1 x 1015 35 
4 5 x 1015 
4 x 1015 55 
25.02 1.15 x 1020 0.7 
1 x 1015 35 
5 6 x 1015 
2 x 1015 55 
22.9 1.21 x 1020 0.68 
4 x 1015 35 
6 6 x 1015 
4 x 1015 55 
21.93 1.23 x 1020 0.7 
2 x 1015 35 
7 7 x 1015 
2 x 1015 55 
20.12 1.29 x 1020 0.68 
5 x 1015 35 
8 8 x 1015 
4 x 1015 55 
17.41 1.39 x 1020 0.7 
4 x 1015 35 
9 9 x 1015 
3 x 1015 55 
16.11 1.46 x 1020 0.7 
6 x 1015 35 
10 1 x 1016 
4 x 1015 55 
14.47 1.56 x 1020 0.69 
6 x 1015 35 
 
4.2.1 Dual Implant Emitters (Experiment 2) 
 For Experiment 2, the net dose chosen was 2 x 1015/cm2 to check for consistency and draw 
a comparison in performance with respect to Experiment 1. Figures 4.3 and 4.4 show the pre-dep 
and drive-in profiles of boron implant in n-Si. Figures 4.5 and 4.6 show the pre-dep and drive-in 
of phosphorous implant in p-Si. Two wafers were used for this experiment. These profiles correlate 





Figure 4.3: Dual implant pre-dep profile for 2 x 1015/cm2 boron 
 




Figure 4.5: Dual implant pre-dep profile for 2 x 1015/cm2 phosphorous 
 
Figure 4.6: Dual implant drive-in profile for 2 x 1015/cm2 phosphorous 
41 
 
4.2.2 Dual Implants with Low, Medium and High Net Dose (Experiment 3) 
Based on Experiment 2, three combinations for dose were chosen to implant into four n-Si 
and four p-Si wafers. A dose of 2 x 1015/cm2 was implanted in two wafers to check for repeatability 
from Experiment 2. Four wafers (2 each) were doped with 6 x 1015/ cm2. The replicates were used 
to check for consistency. The remaining two wafers were implanted with a dose of 1x1016/cm2. 
ARC oxide growth time were altered across all wafers based on the effect of surface concentration 
on oxidation. The implant profiles are shown in Figures 4.7, 4.8, 4.9 and 4.10. 
4.2.3 Dual Implants with BSF (Experiment 4) 
Experiment 3 was repeated with and without a Back-Surface Field (BSF) formed with a 
1x1016/cm2 dose to lower back contact resistance, increase the carrier collection and reduce 
recombination at the back surface. The addition of the BSF should yield the best cell efficiency. 
4.2.4 Surface Texturing by RIE (Experiment 5) 
This experiment investigated the use of Reactive Ion Etching of silicon for a textured 
surface. Surface texturing enhances the ability of the substrate to trap more light by using the 
roughness to reflect the light into the cell as compared to a smooth, more specularly reflective 
surface. This investigation involved the possibility of fabricating solar cells using the parameters 
of the cells that yielded the best results in the previous experiments. The recipe for the RIE of 
Silicon to achieve rough or “Black” Silicon is summarized in Table 4.4. This recipe is not 
optimized and can be improved [29]. 
Table 4.4: Recipe for RIE of Silicon for a textured “Black Silicon” surface. 
 Gas Flow (sccm) Chamber parameters 
Type SF6 CHF3 O2 Ar RF Power (Watts) Pressure (mTorr) Time (mins) 




Figure 4.7: Comparison of Boron Pre-dep profiles for different doses 
 




Figure 4.9: Comparison of Phosphorous Pre-dep profiles for different doses 
 
Figure 4.10: Comparison of Phosphorous Drive-in profiles for different doses 
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4.3 Cell Testing 
The finished solar cells were tested using equipment for External Quantum Efficiency, 
Current-Voltage (I-V) characteristics, Sheet resistance and contact resistivity. 
4.3.1 Quantum Efficiency Test 
Quantum efficiency effectively is the measure of how the solar cell responds to the 
spectrum of light from ultraviolet light (280 nm wavelength) to infra-red light (1200 nm 
wavelength). Figure 4.11 shows the QE test set up.  
Before the wafers are tested, a reference scan is obtained using the monochromator and 
detector by sweeping the beam over the 280 -1200 nm wavelengths in 20 nm increments. The 
intensity of the beam is then kept unchanged to avoid inconsistency. The wafer is positioned on 
the chuck with its back surface grounded and the front contact probe positioned on the bus-bar of 
the solar cell. The light beam is aligned to shine in between the fingers to avoid any shadowing 
due to the metal fingers. The photo-generated current of the solar cell as a function of wavelength 
is cross-referenced with the initial scan to successfully quantify the quantum efficiency of the solar 
cells by generating an External QE plot. The results will be discussed in Chapter 5. 
 
Figure 4.11: External Quantum Efficiency Test Set-Up 
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4.3.2 Dark and Illuminated Current- Voltage Test (I-V) 
The finished solar cells were tested using an Oriel 1.5 solar simulator under AM1.5G 
spectrum radiation for I-V characteristics. The wafer was positioned such that the solar cells were 
directly under the lamp projection on a grounded chuck. Two probes were positioned close to each 
other on the bus-bar of the cell under test as top contact. The ground and top contact had to be 
reversed for n-Si or p-Si solar cells to maintain forward bias on the p-n junction while under test.  
IBM’s PVX software was used to program the sweep voltages, measure the output 
parameters, and display the Short Circuit Current Density (Jsc), Open Circuit Voltage (Voc), Fill 
Factor (FF) and Efficiency of the solar cells.  
Same setup was used with dark box devised to measure the dark I-V without changing the 
setup. For the diode, n-side is grounded and p-side is swept -2V to 2V. If the ln (I) vs V is desired, 
the sweep is 0.075V to 1V. The key factor obtained from the Diode I-V plots is the ideality factors 
of the fabricated cells. Figure 4.12 shows the I-V measurement set up. 
 
Figure 4.12: AM 1.5G Solar Simulator and I-V Measurement Test Equipment 
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4.3.3 Transmission Line Measurement (TLM) 
Transmission Line measurement was used to obtain the sheet resistance, contact resistance 
and contact resistivity of the solar cells. These parameters were used to quantify the theoretical 
results obtained using Silvaco’s ATHENA as mentioned earlier in this chapter. The test set up is 
shown in Figure 4.13. 
For the TLM measurement, the wafers are placed and grounded using a vacuum chuck. 
Resistance measurements are conducted by two probes which contact two pads respectively at a 
given time on the TLM structure. The voltage is swept and the current is measured using a software 
that is interfaced to program the HP 4145 parameter analyzer. The I-V data is measured for 
resistors lengths of 100µm, 150µm, 200µm, 250µm, 300µm, 350µm and 400µm. The dimensions 
of the contact pads are 100 µm x 100 µm. The equations discussed in Chapter 2 are used to extract 
parameters such as contact resistivity, sheet resistance, transfer length etc. from the I-V data 
obtained from this test. Chapter 5 extensively discusses the results of the experiments mentioned 
in this chapter. 
 
 




Results and Discussion 
The results of the different experiments proposed in Chapters 3 and 4 using the turn-key 
process for rapid prototyping of solar cells are discussed in detail below.  
The substrates used for the fabrication of all solar cells were 100 mm, (100) orientation, n-
Si and p-Si wafer with a thickness of 525 µm. The wafer resistivity was in the range of 1-15 Ωcm. 
 
5.1 Experiment 1, Single Ion Implant Emitter Solar Cells. 
Experiment 1 was conducted to practically realize the n-Si solar cells as well as to verify 
the reproducibility of the p-Si solar cells process based on process parameters from previous 
research [21] [22]. The significant change was the ARC oxide growth time which was 17 minutes 
for p-Si wafers and 38 mins for n-Si wafers. This was obtained from the simulations displayed in 
Chapter 4 based on the oxidation rate for various concentrations of dopants in silicon. Table 5.1 
shows the process parameters for Experiment 1. To obtain equivalent junction depths, boron was 
implanted at a lower energy than phosphorous. 
 

















n-Si Single 2 B11 2 x 10
15 2 x 1015 35 NA 
p-Si Single 2 P31 2 x 10





5.1.1 Current-Voltage Characteristics 
This experiment successfully fabricated n-Si solar cells, with the best efficiency of 10.29% 
for 1.5625 cm2 area cell. This also proved the repeatability of the process flow and parameter 
selection for p-Si cells with the best efficiency of 9.94%. Table 5.2 is a summary of the output 
parameters Efficiency (η), Fill Factor (FF), open circuit voltage (Voc) and short circuit current (Isc) 
fabricated cells in Experiment 1, with the best results in bold. 
Table 5.2: Summary of Output Parameters of fabricated solar cells in Experiment 1 
  Efficiency Fill Factor 
Cell no. Area (cm2) N1 N2 P1 P2 N1 N2 P1 P2 
1 2.25 8.62% 9.93% 9.40% 9.85% 68.18% 74.43% 69.00% 70.30% 
2 2.25 8.44% 10.29% 9.72% 9.94% 71.65% 76.31% 71.67% 73.79% 
3 1.5625 8.61% 10.19% 9.64% 9.70% 72.01% 75.51% 72.86% 74.07% 
4 4 7.55% 9.37% 8.47% 8.76% 66.56% 68.27% 65.08% 64.93% 
5 4 7.63% 9.70% 8.80% 8.87% 66.60% 69.66% 64.60% 64.73% 
6 1.5625 8.74% 10.29% 9.94% 9.85% 73.12% 76.55% 73.22% 74.75% 
7 6.25 7.53% 8.65% 7.54% 7.78% 64.55% 62.16% 56.97% 57.10% 
8 9 7.55% 8.80% 7.77% 8.02% 65.03% 64.00% 57.69% 59.27% 
   Open Circuit Voltage Voc (mV) Short Circuit Current Isc (mA) 
1 2.25 522.9 543.7 548.3 550.76 24.18 24.53 24.83 25.45 
2 2.25 507.1 562.1 542.9 545.7 23.22 23.99 24.97 24.69 
3 1.5625 508.1 560.7 536.5 541.04 23.89 24.06 24.67 24.2 
4 4 503.8 554.6 538.2 544.4 22.51 24.75 24.2 24.78 
5 4 497.4 552.5 545.7 544.4 23.05 25.2 24.96 25.18 
6 1.5625 507.05 564.1 541.4 540.4 23.21 23.83 25.06 24.38 
7 6.25 503.2 562.6 540.1 545.03 23.18 24.73 24.5 24.98 
8 9 504.3 558.1 547.8 549.6 23.03 24.64 24.59 24.63 
 
   















(a) IV Response for Cell 6 
on n-Si wafers















(b) IV Response for Cell 6 
on p-Si wafers
IL(p-Si 1) IL(p-Si 2)
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As seen in Figures 5.1 (a) and (b), the fabricated cells are similar with respect to Voc, Isc 
and Fill Factors. The objective of realizing n-Si cells was met and areas of improvement were 
identified. To improve the fill factor or the “squareness” of the response, the series resistance must 
be reduced. 
 Figures 5.2 (a) and (b) display the Dark Current characteristics of Cell 6 on all 4 wafers. 
These plots are obtained to extract the ideality factors (n values) of the solar cells to showcase how 
closely the diode behavior matches that of the ideal diode. In an ideal diode, the n value would be 
≈ 1 where the recombination is negligible. As the n-value increases from 1 to 2, it can be inferred 
that recombination is playing a major role in the space charge region. Since recombination results 
in loss of carriers an n ≈ 2 is associated with poor cell performance. 
   
Figure 5.2: Dark Current Curves for (a) n-Si wafers and (b) p-Si Wafers for Exp 1 
Table 5.3: Average n values for Cell 6 
Ideality Factor n-Si 1 n-Si 2 p-Si 1 p-Si 2 
 n1 n2 n1 n2 n1 n2 n1 n2 




















(a) Dark Current in p-Si Wafers




















(b) Dark Current in n-Si Wafers
ID (n-Si 1) ID (n-Si 2)
n1n2       n1 
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5.1.2 Quantum Efficiency Measurement 
 Figures 5.3 (a) and (b) show the External Quantum Efficiency of the fabricated solar cells 
on n-Si and p-Si silicon respectively. The response of the p-Si cells across both wafers is quite 
identical as opposed to slight variation observed in the two n-Si wafers. The shape of the curve 
looks fairly square showing a good “blue” or short wavelength response but the longer wavelength 
or “red” response shows potential to be improved. Since the longer wavelengths are absorbed in 
the bulk, it is the junction depth which affects the collection probability in the solar cell bulk. 
  
Figure 5.3: (a) EQE across Cell 5 in n-Si Wafers (b) EQE across Cell 5 in p-Si Wafers 
 Figure 5.4 displays the External Quantum Efficiency across all 4 wafers in Experiment 1 
using single implant emitter profiles. Its concluded that the n-Si cells successfully show a nearly 
identical spectral response to that of the p-Si cells by using the parameters defined in Table 5.1. 
 












(a) n-Si Cell 5 External Q.E. 












(b) p-Si Cell 5 External Q.E. 












Cell 5 External Q.E. across 4 wafers
n-Si 1 n-Si 2 p-Si 1 p-Si 2
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5.1.3 TLM and Contact Resistivity Measurement  
As discussed in Chapter 2, the transmission line structures were used for used for 
measuring the Sheet resistance (RS), Contact resistance (CS), Transfer length (LT) and Contact 
resistivity (ρC). Table 5.4 summarizes the resistance from different lengths of resistors measured 
across all wafers. Figure 5.5 (a) shows the V-I characteristics of two lengths of resistors. The 
average resistance is plotted as shown in Figure 5.5 (b) to extract the parameters mentioned above. 
The curves are plotted using the cumulative values from both n-Si wafers and p-Si wafers to 
simplify the extraction. The plots used to extract values summarized in Table 5.5 for contact 
resistivity and resistance are shown in Figure 5.5. This method is applied to all experiments for 
resistance extraction. 
Table 5.4: Resistance measurement for resistors across all 4 wafers 

















200 149.7 200 150.0 250 98.8 200 82.7 
350 262.6 300 224.5 300 100.9 350 123.4 
800 458.7 400 301.5 400 143.2 800 251.0 
1200 685.0   1250 448.3 1100 377.4 
 
   
     Figure 5.5: Rs, Cs, LT and ρC Calculation 
This experiment was used to establish a base line process and to verify the process parameters to 
realize n-Si and p-Si solar cells by implementing the single ion-implanted emitter profiles. This 
target was successfully achieved. 
y = 0.293x + 20.868
















Length of Resistors vs Resistance
P type N type









n-Si 50.66 36.31 71.67 2.60E-03 
p-Si 29.3 10.44 35.61 3.72E-04 
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5.2 Experiment 2 Dual Ion Implanted Emitter Solar Cells. 
The single most important difference was the total net-dose of 2 x 1015/cm2 was split into 
two doses of 1x1015/cm2 at different energies to improve the emitter response to short wavelengths 
as well as get high surface concentration for ρC. 
The fabrication process was met with several mechanical failures across various tools. The 
most significant issue was the vacuum failure on a spin chuck used to coat the photoresist for the 
second level of lithography which smashed the p-Si wafer. Therefore, the data for the p-Si wafer 
for this Experiment is unavailable. For the n-Si wafer, a hydrogen valve was faulty during the 
growth of the ARC which resulted in a layer of very thin oxide. The oxide had to be etched and 
the recipe had to be re-run. This incurred and additional driving-in of the dopants and losing a 
significant amount of surface concentration, and driving in the dopant.  
The loss of surface concentration was compounded by dopant segregation which manifests 
itself as boron dopant enters the ARC. Finally, issues in the lithography process resulted in 
breaking of some metal fingers of the solar cells in numerous areas during the lift-off process. This 
would result in current losses. The process parameters are summarized in Table 5.6 
 

















n-Si Dual 1 B11 2 x 10
15 
1 x 1015 55 
NA 
1 x 1015 33 
p-Si Dual 1 P31 2 x 10
15 
1 x 1015 55 
NA 




5.2.1 Output Parameters  
The fabricated solar cells using the n-Si wafer showed a significantly worse response 
compared with the cells fabricated in Experiment 1.  
The process failures contributed to lower Voc, Isc and the overall efficiency of the solar 
cells as summarized in Table 5.7. Figure 5.6 shows the I-V response of cell 6 which was the best. 
The short circuit current was seen to be below 20 mA/cm2. Similarly, the open circuit voltage 
was seen to be below 470 mV as compared to an average of 550-570 mV in the solar cells 
fabricated in Experiment 1. Figure 5.7 shows the ln I-V and n value of ~ 1.12. 
 
Figure 5.6: I-V Characteristics of Cells 2 and 6 for n-Si wafer 
 

















IV Response for Cell 6 on n-Si wafer for Experiment 2




















Dark Current in n-Si Wafer




Table 5.7: Summary of output parameters of fabricated solar cells in Experiment 2 
Cell no. 1 2 3 4 5 6 7 8 
Eff % 5.47% 5.96% 5.93% 5.51% 5.73% 6.06% 5.09% 5.10% 
FF % 71.10% 70.19% 71.66% 65.16% 64.12% 71.47% 56.76% 57.48% 
Voc (mV) 456.155 457.514 457.275 451.702 458.47 460.77 457.929 458.697 
Isc (mA) 16.862 18.564 18.104 18.732 19.482 18.388 19.568 19.357 
n values 1.19 1.18 1.15 1.16 1.15 1.17 1.19 1.27 
 
 Figure 5.8 shows the Quantum Efficiency response across the n-Si wafer. It is observed 
that the response to the spectrum of light over all wavelengths is poor. This is attributed to reduced 
surface concentration as well the adequate junction depth in the bulk due to two drive-in steps. 
   
Figure 5.8: EQE curve for n-Si Dual Implanted Wafer 
 
Table 5.8: Contact Resistance Extraction for n-Si Experiment 2 
Experiment 2 RS RC LT ρC 
n-Si Wafer 1 50.55 Ω 14.8Ω 29.3µm 4.34x10-4 Ωcm2 
 
The Rs, Cs, LT and ρC were extracted from the resistance plots and are summarized in Table 
5.8. The process failures degraded the overall performance to give the best cell with an efficiency 
of 6.06% which is considerably lower than the cells fabricated in Experiment 1. Experiment 3 was 
designed to replicate the process parameters of Experiment 2 to compensate for the unsatisfactory 

















Experiment 2 n-Si Quantum Efficiency
Cell 1 Cell 3 Cell 4 Cell 7 Cell 8
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5.3 Experiment 3 Low, Medium and High Dose Dual Implant Emitters 
 This experiment was targeted at observing the effect of varying the net dose and 
incorporating the dual implant profiles for the fabrication of solar cells using the turn-key process. 
The replicates of the process parameters from Experiment 2 were also incorporated to compensate 
for the losses incurred by the tool failures during the former process. 
 The objectives of this experiment were, comparing the effect of low, medium and high 
doses on Quantum Efficiency, Voc, Isc, and overall efficiency of the fabricated solar cells. Three 
net doses were implanted in n-Si and p-Si wafers with magnitudes 2 x 1015 cm2, 6 x 1015 cm2 and 
1 X 1016 cm2. Table 5.9 summarizes the process parameter for Experiment 3.  

















n-Si Dual 1 B11 2 x 10
15 
1 x 1015 35 
NA 
1 x 1015 55 
n-Si Dual 2 B11 6 x 10
15 
2 x 1015 35 
NA 
4 x 1015 55 
n-Si Dual 1 B11 1 x 10
16 
4 x 1015 35 
NA 
6 x 1015 55 
p-Si Dual 1 P31 2 x 10
15 
1 x 1015 35 
NA 
1 x 1015 55 
p-Si Dual 2 P31 6 x 10
15 
2 x 1015 35 
NA 
4 x 1015 55 
p-Si Dual 1 P31 1 x 10
16 
4 x 1015 35 
NA 
6 x 1015 55 
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5.3.1 Current-Voltage Characteristics 
 Figure 5.9 and 5.10 shows the difference between n-Si and p-Si cells. The Voc and Isc values 
for the p-Si cells are observed to be significantly higher.  The results of this experiment are 
summarized in Table 5.10. In both cases, the lighter dose is seen to produce a higher Isc which we 
speculate is due to a higher lifetime of holes in the emitter which leads to less recombination. 
Another significant factor was the difference in the resistivity of the device substrates. The n-Si 
wafers had a resistivity of 5-15 Ωcm whereas the p-Si wafers had a resistivity of 1-10 Ωcm. The 
lower short circuit current in n-Si wafers can also be attributed to this factor.  
   
Figure 5.9: Illuminated I-V curves for n-Si wafers 
 



















I-V Characteristics for n-Si Wafers in Experiment 3



















I-V Characteristics for p-Si Wafers in Experiment 3
IL p-Si 1 IL p-Si 2 IL p-Si 3 IL p-Si 4
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Table 5.10: Summary of output parameters of Experiment 3 
  Efficiency (%) 
Cell no. n-Si 1 n-Si 2 n-Si 3 n-Si 4 p-Si 1 p-Si 2 p-Si 3 p-Si 4 
1 8.38 7.72 7.85 8.84 11.07 11.23 11.64 10.61 
2 8.46 7.81 7.69 8.84 11.24 11.03 11.86 10.51 
3 8.53 8.09 7.29 9.66 11.92 11.66 13.19 10.80 
4 7.44 7.90 6.62 8.48 9.72 9.60 10.02 9.32 
5 7.65 7.96 6.76 8.44 9.85 9.67 10.29 9.17 
6 8.55 8.13 7.30 9.66 12.03 12.10 12.72 11.23 
7 7.07 7.23 6.24 7.53 8.11 8.55 8.72 7.80 
8 7.19 7.18 6.34 7.53 8.15 8.56 8.63 8.18 
  Fill Factor (%) 
1 71.15 72.22 71.73 74.09 72.60 74.28 71.70 75.07 
2 72.05 72.35 72.94 74.09 74.65 71.73 73.60 76.34 
3 72.67 73.27 72.65 75.37 74.97 74.79 72.95 75.68 
4 65.36 67.70 67.84 67.91 67.72 67.94 63.52 69.19 
5 65.70 67.56 67.74 67.05 68.56 66.25 64.78 68.17 
6 71.39 73.02 73.13 75.37 74.62 74.52 72.98 76.11 
7 59.86 63.90 63.11 59.42 59.23 60.61 57.39 61.21 
8 61.26 64.44 63.84 59.42 60.13 62.36 58.76 63.94 
 Voc (mV) 
1 506 503 482 524 551 550 545 550 
2 512 509 480 524 551 546 547 550 
3 508 504 483 529 546 543 543 540 
4 496 494 481 526 549 545 545 551 
5 500 491 484 525 551 547 548 546 
6 510 504 489 529 552 545 545 544 
7 497 500 481 527 543 552 543 539 
8 502 500 481 527 550 548 545 547 
  Isc (mA) 
1 23.3 21.3 22.7 22.8 27.6 27.5 29.8 25.7 
2 22.9 21.2 22.0 22.8 27.3 28.1 29.4 25.0 
3 23.1 21.9 20.7 24.2 29.1 28.7 33.3 26.4 
4 22.9 23.6 20.3 23.7 26.1 25.9 28.9 24.4 
5 23.3 24.0 20.6 23.9 26.0 26.6 29.0 24.6 
6 23.5 22.1 20.4 24.2 29.4 29.8 31.9 27.1 
7 23.4 22.6 20.5 24.0 25.2 25.5 27.9 23.6 
8 23.4 22.3 20.6 24.0 24.6 25.0 27.0 23.4 
 
The ideality factors are extracted from Figures 5.11 (a) and (b). The average n1 value is 
1.15 for all n-Si Cells. The average n1 values for p-Si cells is 1.4 and average n2 value is 1.99. The 
p cells may have residual implant damage. 
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Figure 5.11: Dark I-V curves for (a) n-Si wafers (b) p-Si wafers 
5.3.2 Quantum Efficiency Measurement 
Figure 5.12 displays the effect of dose on the response of the solar cells to the wavelength 
of light. Cells implanted with a higher dose show excellent “red” or long wavelength response due 
to a deeper junction depth.  The “blue” or short wavelength response gets compromised due to 
lower mobility of carriers at higher concentrations. The lower dose cells display the converse. The 
average dose of 6 x 1015 cm2 shows a good balance between both spectrums of low and high 
wavelengths 
 
















(a) Dark Current curves for n-Si 
Wafers in Experiment 3

















(b) Dark Current curves for p-Si 
Wafers in Experiment 3













QE across 8 wafers in Experiment 3
n-Si 1 n-Si 2 n-Si 3 n-Si 4 p-Si 1 p-Si 2 p-Si 3 p-Si 4
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5.3.3 TLM and Contact Resistivity Measurement 
The difference in the front contact metal is very evident considering Figures 5.13 and 5.14. 
The p-Si wafers were fabricated with a stack of Titanium and Aluminum whereas the n-Si wafers 
were fabricated with Aluminum. The contact resistance is significantly lower in p-Si wafers as 
compared to the n-Si wafers. Table 5.11 summarizes the results of TLM measurements.  
   
Figure 5.13: TLM Measurements for 100-400 µm resistors on (a) n-Si (b) p-Si wafers 
Table 5.11: Summary of TLM measurements for res lengths 100-400 µm for Experiment 3 
TLM Measurements Simulated Results Resistor Lengths (100 – 400 µm) 
Wafer Dose(cm-2) RS (Ω) CS (cm-2) RS (Ω/sq) RC (Ω) LT (µm) ρc (Ωcm) 
p-Si 1 2 x 1015 52.86 7.21 x 1019 46.64 3.79 8.135 0.3 x 10-4 
p-Si 2 6 x 1015 21.67 1.21 x 1020 16.53 5.4365 32.88 1.79 x 10-4 
p-Si 3 6 x 1015 21.67 1.21 x 1020 17.09 3.4065 19.93 0.68 x 10-4 
p-Si 4 1 x 1015 14.02 1.54 x 1020 11.99 4.296 35.83 1.54 x 10-4 
n-Si 1 2 x 1015 70.65 3.19 x 1019 53.25 29.52 55.45 1.64 x 10-3 
n-Si 2 6 x 1015 30 1.12 x 1020 41.09 6.4575 15.716 1.01 x 10-4 
n-Si 3 6 x 1015 30 1.12 x 1020 36.01 5.2455 14.567 0.76 x 10-4 
n-Si 4 1 x 1016 26.7 1.38 x 1020 35.35 7.509 21.24 1.6 x 10-4 
 
The process parameters used in Experiment 3 successfully implemented cells with an 
improved efficiency and quantum efficiency. The p cells with dose of 6x1015/cm2 and n cells with 
1x1016/cm2 yielded the best 1.5625 cm2 cells. Experiment 4 was characterized to observed the 
compounded effect of a back-surface field with the best process parameters from Experiment 3. 
y = 0.5325x + 59.049
y = 0.4109x + 12.915
y = 0.3601x + 10.491



















(a) Resistance vs Res Length in n-Si wafers
n-Si 1 2e15 n-Si 2 6e15
y = 0.4664x + 7.5924
y = 0.1653x + 10.873
y = 0.1709x + 6.813
















(b) Resistance vs Res Length in p-Si wafers
p-Si 1 2e15 p-Si 2 6e15
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5.4 Experiment 4 Incorporation of BSF 
The fourth experiment was devised for duplicating Experiment 3 with process parameters 
which yielded the best results in terms of overall efficiency. An additional back surface field (BSF) 
was incorporated in the replicates to enhance the current collection and increase the Voc of the 
device attributing to band-bending.  
The carriers are expected to be reflected towards the depletion region. This enhances the 
the Voc and Isc as well as creates a better ohmic contact. 
Another change in the process used for this experiment was the deposition of aluminum by 
sputtering vs evaporation. This resulted in a better lift-off process and improved the quality of the 
contact metal grid after sintering. 
The BSF was intended to be a highly-doped p+ region in p-Si wafers at the back contact 
and an n+ region in the n-Si cells. Therefore, a high dose of 1 x 1016/cm2 was implanted in the back 
surface with an energy of 65 KeV. The annealing of the implanted dose does not need an additional 
process step as it is incorporated with the annealing of the emitter implant as explained in detail in 
Chapter 3. Table 5.12 summarizes the process parameters used to implement Experiment 4.   
 




















n-Si Dual 1 B11 1 x 10
16 
4 x 1015 33 
NA 
6 x 1015 55 
n-Si Dual 1 B11 1 x 10
16 
4 x 1015 33 
1 x 1016 
6 x 1015 55 
p-Si Dual 1 P31 6 x 10
15 
2 x 1015 33 
NA 
4 x 1015 55 
p-Si Dual 1 P31 6 x 10
15 
2 x 1015 33 
1 x 1016 
4 x 1015 55 
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5.4.1 Current-Voltage Characteristics 
 The wafers used for this experiment were labeled as nBSF or BSF with the substrate to 
denote the absence of a back-surface field (nBSF) and the presence of a back-surface field 
(BSF). This study was targeted at observing the effect of a BSF on the open circuit voltage, short 
circuit current and over efficiency of the solar cells. As shown in Figure 5.14, the wafer with the 
BSF show a significantly higher VOC as well as a higher ISC. The wafers without the BSF were 
near replicates for the previously fabricated wafers with the same parameters indicating that our 
process has repeatability.  The best efficiency obtained from this experiment was 14.6% from the 
p-Si wafer with the back-surface field and 13.5% from the n-Si wafer with the back-surface field. 
The complete summary of Experiment 4 is shown in Table 5.13. These are the best results 
obtained till date. 
 
Figure 5.14: Illuminated I-V curves for all wafers in Experiment 4 
   














I-V Characteristics for all 4 Wafers in 
Experiment 4
IL n-Si BSF IL n-Si nBSF














(a) Dark Current curves for n-Si 
Wafers in Experiment 4

















(b) Dark Current curves for p-Si 
Wafers in Experiment 4




Table 5.13: Summary of output parameters of Experiment 4 
  Efficiency (%) 
Cell no. nSi 1 n-Si 2 p-Si 1 p-Si 2 
1 10.74 7.72 12.22 11.05 
2 10.65 7.52 12.37 10.90 
3 12.97 9.49 14.51 12.67 
4 9.63 7.72 11.13 10.04 
5 9.84 7.73 11.46 10.21 
6 13.50 9.67 14.63 12.68 
  Fill Factor (%) 
1 73.58 73.20 70.00 69.20 
2 74.37 72.20 70.89 72.79 
3 73.57 71.28 74.80 73.48 
4 67.65 65.73 65.82 67.55 
5 69.79 65.73 66.85 67.59 
6 76.73 73.74 72.18 73.26 
  Voc (mV) 
1 543.99 498.18 574.44 549.01 
2 544.73 492.23 579.33 548.53 
3 543.24 489.62 565.67 544.35 
4 534.40 479.59 573.76 545.19 
5 536.41 476.12 574.86 546.97 
6 547.60 498.78 571.53 544.05 
  Isc (mA) 
1 26.83 21.18 30.39 29.09 
2 26.29 21.16 30.11 27.31 
3 32.45 27.20 34.30 31.67 
4 26.64 24.49 29.46 27.27 
5 26.28 24.70 29.82 27.61 
6 32.13 26.29 35.46 31.80 
 
The average n1 value is 1.1 for all n-Si Cells. The average n1 values for p-Si cells is 1.3 and average 
n2 value is 1.84. 
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5.4.2 Quantum Efficiency and TLM and Contact Resistivity Measurement 
 The quantum efficiency curves significantly show the improvement in the long wavelength 
response with identical short wavelength response. This shows the reduction in recombination in 
the bulk in wafers with BSF as compared to wafer without BSF. Figure 5.16 (a) shows the 
difference between BSF and nBSF wafers to highlight the effect of the bask-surface field. 
  
Figure 5.16 (a) EQE for Exp. 4 (b) TLM Measurements for 100-400 µm resistors 
 The contact resistance measurements were identical to those of Experiment 3 the front 
surface was similarly doped for the emitter region as those in Experiment 3. The best obtained 
contact resistivity was 7.38 x 10-5 Ωcm for p-Si solar cells and 1.66 x 10-5 Ωcm for n-Si solar cells. 
Table 5.14 summarizes the contact resistance parameter extractions for Experiment 4. 
Table 5.14 Summary of TLM measurements for res lengths 100-400 µm across all wafers 
Experiment 4 Simulated Results Resistor Lengths (100 – 400 µm) 
Wafer Dose(cm-2) RS (Ω) CS (cm-2) RS (Ω) RC (Ω) LT (µm) ρc (Ωcm) 
p-Si BSF 6 x 1015 21.67 1.21 x 1020 15.41 3.59 23.3 8.36 x 10-5 
p-Si nBSF 6 x 1015 21.67 1.21 x 1020 15.63 3.36 21.92 7.38 x 10-5 
n-Si BSF 1 x 1016 26.7 1.38 x 1020 35.04 2.41 6.87 1.66 x 10-5 














(a) QE across 4 wafers in Exp 4
n-Si BSF n-Si nBSF p-Si BSF p-Si nBSF
y = 0.1536x + 6.7348
y = 0.1541x + 7.1787
y = 0.3401x + 0.4918



















(b) Resistance vs Res Length in  n-Si 
and p-Si wafers
p-Si nBSF p-Si BSF
n-Si nBSF n-Si BSF
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 Some preliminary results from the Reactive Ion Etching of silicon to obtain textured or 
“Black” are shown in Figures 5.17. Figure 5.18 shows the SEM images of the cross-section of a 
cleaved black silicon wafer. Although a complete fabrication process was not conducted using 
these textured substrates, it shows a potential for minimizing the reflection of light from the 
surface of the solar cells. 
   
Figure 5.17: (a) Bare Silicon and (b) Patterned Black Silicon wafers 
  





Conclusion and Future Work 
The objective of this work was to successfully fabricate n-Si solar cells in addition to the 
p-Si solar cells, that were implemented in the past using the turn-key process for the rapid 
prototyping of solar cells developed at RIT. The single ion implanted emitter yielded a best n-Si 
cell with an efficiency of 10.29% and a p-Si cell with 9.94% efficiency. The recorded highest Voc 
was 564 mV and 548 mV Jsc was 25.2 mA/cm
2 and 25.06 mA/cm2 and Fill Factors of 76.55% and 
74.54% for n-Si and p-Si wafers respectively. 
 The next objective successfully achieved was the implementation of doping the emitter 
region using two successive ion implants with low, moderate and high dose to observe the effects 
on the contact resistance and overall efficiency of n-Si and p-Si solar cells. The cells displayed 
good process repeatability despite a few defects which were encountered. The best cells displayed 
efficiencies of 9.66% and 13.19% with Voc of 529mV and 552mV and Jsc of 24.2 mA/cm
2 and 33.3 
mA/cm2 for n-Si and p-Si cells, respectively. The n-Si cells were implanted with a dose of 
1x1016/cm2 and the p-Si cells were implanted with a dose of 6x1015/cm2 with a back-surface field 
of 1x1016/cm2. 
 The incorporated Back-Surface Field (BSF) supplemented with the Dual Implanted emitter 
yielded excellent results with respect to the overall efficiency of the solar cells raising it to 13.5% 
for n-Si cells and 14.6% for p-Si cells with areas of 1.5625 cm2. Recorded Voc was 547mV and 
574.4mV and Jsc was 32.45 mA/cm
2 and 35.46 mA/cm2. This showed the significance of reducing 
back surface recombination to improve the cell performance by band bending to reflect the 
minority carriers back into the bulk. 
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Due to the dual implant profiles, the desired junction depth was achieved without 
compromising the surface concentration which was intended to reduce the contact resistance and 
contact resistivity. The contact resistivity was reduced to 7.38 x 10-5 Ωcm in p-Si cells with Ti/Al 
front contacts and and 1.78 x 10-7 Ωcm in n-Si cells with Al/Si front contacts. Another important 
observation was that the long wavelength response of the cells was improved due to the deeper 
depths of the emitter junctions. Despite this improvement, the higher surface concentration 
reduced the effective response to shorter wavelength due to reduced mobility of the carriers in a 
highly-concentrated region. Further process development can be done to optimize the effective 
trapping of light across the depletion region of the cell. 
Surface texturing of silicon with reactive ion etching was implemented but no solar cells 
were fabricated using the substrates. The “black” color of the silicon wafers suggest a significant 
increase in the light trapping which can be a good development in addition to an antireflective 
coating to reduce reflection losses and tram maximum amount of light.  
Process characterization would be made easier by incorporating a diode structure on the 
mask along with more TLM structures. The TLM structures should be placed across the wafer to 
check for uniformity. A wider range of resistor lengths should be added to maximize the ability of 
observing the contact resistance for lengths over 400 µm. The resistors should be designed in a 12-
pad test structure pattern which avoids two-point testing which would facilitate testing. 
The turn-key process should be implemented on thinner substrates (200-350 µm) with an 
added BSF to reduce the bulk recombination further with the effect of the back-surface. The dual 
implants can be further optimized by altering the energies with the change in the dose of the 
implants. The quantum efficiency for both short and long wavelength light can be improved further 
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 n-Si Process flow p-Si Process flow 
1 RCA Clean RCA Clean 
2 3500 A Oxide 3500 A Oxide 
3 Spin Rinse Dry Spin Rinse Dry 
4 Level 1 Coat Level 1 Coat 
5 Print Print 
6 Develop Develop 
7 Trion (200-600 A) Trion (200-600 A) 
8 BOE BOE 
9 Implant Boron Implant Phosphorous 
10 Resist Strip Resist Strip 
11 RCA Clean RCA Clean 
12 Anneal ARC Passivation Anneal ARC Passivation 
13 Spin Rinse Dry Spin Rinse Dry 
14 Level 2 Coat Coat Fronts 
15 Print Contacts BOE Backs Bare 
16 Develop Spin Rinse Dry 
17 BOE Aluminum on Backs 
18 Aluminum on fronts Acetone/IPA/DI 
19 Liftoff Sinter 
20 Acetone/IPA/DI Coat Backs and Hard Bake 
21 Sinter Level 2 Coat 
22 SRD Print Contacts 
23 Coat fronts Develop 
24 BOE Back Clean BOE 
25 Ti/Al backs Ti/Al fronts 
26  Liftoff 
27  Acetone/IPA/DI 




RIE Recipe Lithography 1 Lithography 2 
Implant 
Phosphorous 
SF6 = 30 Pre-Bake and HMDS Pre-Bake and HMDS 4E15 @ 55KeV 
O2 = 13 PCB 1 min 140C PCB 1 min 140C 2E15 @ 35KeV 
CHF3 = 10 Spin coat HPR 504 Spin coat Az 1518 BSF 
Power 140 PEB 1 min 100C PEB 1 min 100C 1E16 @ 80KeV 
Time 10 mins Suss 56 exposure Suss 56 exposure Sinter Recipe 
Pressure 200 mT Dose 250mJ/cm2 Dose 250mJ/cm2 Shortcourse Sinter 
 
ARC, Implant Activation and Passivation Recipe 
Step Time Temperature Gas Flows 
Boat Out 0 25C - 
Push In 12mins 800C 5N2 
Stabilize 10 mins 800C 10 N2 
Ramp 15 mins 900C 15 N2 
Soak N2 60 mins 900C 10 N2 
Flood O2 5 mins 900C 10 N2 
Wet Ox 7 mins 900C O2/H2 2/3.6 
Passivation 160 mins 900C 10N2 





ATHENA Simulation for p-Si 
go athena 
# line 
line x loc=0.00 spac=0.10 
line x loc=0.60 spac=0.05 
line x loc=1.00 spac=0.05 
# 
line y loc=0.00 spac=0.02 
line y loc=5.00 spac=0.02 
#  
method grid.oxide=0.01 gridinit.ox=0.01 
 
# Ptype Wafer Concentration 
init silicon c.boron=1.0e15 orientation=100 
#init silicon boron resistivity=5 orientation=100 
 
#Grow 3500A Oxide 
diffus time=58 temp=1000  weto2  
 
#Lithography Level 1 
etch oxide right p1.x=0.6  
deposit photoresist thick=1 divisions=11  




#First Profile; High Energy  
implant phos dose=4.0e15 energy=55 tilt=0 rotation=0 crystal 
 
#Second profile; Low energy  
implant phos dose=2.0e15 energy=35 tilt=0 rotation=0 crystal  
 




#Thermal Process 1 
 
#Stabilize 
diffus time=10 temp=800  f.n2=10  
 
#Ramp   
diffus time=15 temp=800 t.final=900  f.n2=15  
  
#Activate Dopant 





diffus time=5 temp=900  f.o2=10  
 
################ ARC GROWTH TIME ################ 
#Steam Ox 
diffus time=7 temp=900  f.h2=3.6 f.o2=2  
 
#Purge  
#diffus time=12 temp=900 t.final=800  f.n2=10  
 
################  Passivation Time ############### 
#Passivation  





etch oxide right p1.x=0.9 
 





extract name="Rs" sheet.res material="Silicon" mat.occno=1 x.val=1 region.occno=1 
 
extract name="Cs" surf.conc impurity="Phosphorus" material="Silicon" mat.occno=1 x.val=1 
 
extract name="xj" xj material="Silicon" mat.occno=1 x.val=1 junc.occno=1 
 






















ATHENA Simulation for n-Si 
go athena 
# line 
line x loc=0.00 spac=0.10 
line x loc=0.60 spac=0.05 
line x loc=1.00 spac=0.10 
# 
line y loc=0.00 spac=0.02 
line y loc=5.00 spac=0.02 
 
method grid.oxide=0.01 gridinit.ox=0.010 
# Ntype Wafer Concentration 
#init silicon phosphor resistivity=5 orientation=100 
init silicon c.phos=4.5e15 orientation=100 
 
# Grow Oxide 3500A 
diffus time=58 temp=1000  weto2  
 
#Lithography Level 1 
etch oxide right p1.x=0.6  
deposit photoresist thick=1 divisions=11  




#First Profile; High Energy   
implant boron dose=4.0e15 energy=55 tilt=0 rotation=0 crystal  
 
#Second profile; Low energy  
implant boron dose=6.0e15 energy=33 tilt=0 rotation=0 crystal  
 










#Thermal Process 1 
 
#Stabilize 
diffus time=10 temp=800  f.n2=10  
 
#Ramp   
diffus time=15 temp=800 t.final=900  f.n2=15  
  
#Activate Dopant 






diffus time=5 temp=900  f.o2=10  
 
 
################ ARC GROWTH TIME ################ 
#Steam Ox 
diffus time=39 temp=900  f.h2=3.6 f.o2=2  
 
#Purge  
diffus time=12 temp=900 t.final=800  f.n2=10  
 
################  Passivation Time ############### 
#Passivation  
















extract name="Rs" sheet.res material="Silicon" mat.occno=1 x.val=1 region.occno=1 
 
extract name="Cs" surf.conc impurity="Boron" material="Silicon" mat.occno=1 x.val=1 
 
extract name="xj" xj material="Silicon" mat.occno=1 x.val=1 junc.occno=1 
 
extract name="ARC" thickness material="SiO~2" mat.occno=1 x.val=0.88 
 
quit 
 
 
